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Flicker or 1/f noise in metal-oxide-semiconductor field-effect 
transistors (MOSFETs) has been identified as the main source of noise at 
low frequency. It often originates from an ensemble of a huge number of 
charges trapping and detrapping. However, a deviation from the well-
known model of 1/f noise is observed for nanoscale MOSFETs and a new 
model is required. Here, we report the observation of one-by-one trap 
activation controlled by the gate voltage in a nanowire MOSFET and we 
propose a new low-frequency-noise theory for nanoscale FETs. We 
demonstrate that the Coulomb repulsion between electronically charged 
trap sites avoids the activation of several traps simultaneously. This effect 
induces a noise reduction by more than one order of magnitude. It 
decreases when increasing the electron density in the channel due to the 
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electrical screening of traps. These findings are technologically useful for 
any FETs with a short and narrow channel.  
 
In electronics, noise refers to unwanted or parasites random signals 
overlying the useful signals. For most electronics applications such as amplifiers, 
memories or digital processing, metal-oxide-semiconductor field-effect 
transistors (MOSFETs) are the basic constituent of circuits. However, whereas 
scaling is required for high level of integration and increase of working speed, 
for instance, low frequency noise is progressively becoming a serious issue for 
continuous devices scaling1. Power spectrum current noise in MOSFETs at low 
frequency follows the 1/f law meaning that noise spectrum is inversely 
proportional to frequency f on a logarithm scale. The 1/f noise is generally 
interpreted as the superposition of random events of charge trapping and 
detrapping to defects randomly distributed in the gate oxide (e.g. SiO2) near the 
semiconductor channel (e.g. Si) 2,3 (Fig.1a). In shrinked MOSFETs, the number 
of electrically active defects is reduced, and the low-frequency-noise begins to 
deviate from the 1/f characteristics3-6. Finally, in sub-micron MOSFETs (e.g. < 
100 nm by 100 nm), only a few traps exist in the device, and we observe 
discrete switching in the drain current between two (or more) levels under 
constant bias conditions2-10 (Fig.1b). These latter fluctuations, known as 
Random Telegraph Signal (RTS), give a Lorentzian distribution in the power 
spectrum current noise. In other words, 1/f noise, resulting from an averaged 
ensemble of individual RTS, is no longer valid in ultra-small MOSFETs. 
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Therefore, the electrical properties of individual RTSs needs to be understood 
in order to elucidate the noise behavior in such nanoscale MOSFET.  
Here, we show that one-by-one activation of RTSs at room temperature 
can be controlled by the gate voltage of nano-scale MOSFETs. This one-by-one 
activation is attributed to Coulomb repulsion between trapped electrons in 
neighboring defects5,11,12. We establish equations for low-frequency noise in 
such nanoscale MOSFETs and we demonstrate a drastic reduction of this low-
frequency-noise. Moreover, we show that the electrical screening by the 
electrons in the semiconductor channel reduces this one-by-one activation. 
 
Results 
Device structure 
Scanning Electron Microscope (SEM) top and schematic side views of 
the device are shown in Fig.1c. Larges undoped silicon-on-insulator (SOI) 
channels with oxide thickness tox = 400 nm are locally constricted by e-beam 
lithography and thermally oxidized to form a 40 nm thick upper oxide (see 
methods). The current characteristics are determined by the constricted channel 
whose width W and length L after the oxidation are 15 and 50 nm, respectively 
13. The Si substrate is used as the back-gate. Such a small wire channel makes 
the MOSFET useful as a high-charge-sensitivity electrometer with single-
electron resolution14-16 and thus suitable for a clear observation of RTS at room 
temperature. Electrons can be trapped by oxide defects surrounding the SOI 
channel and located at a tunneling distance (e.g. < 3 nm)2. For a basic 
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equivalent circuit (Fig. 1c), we consider the capacitance CG between the gate 
and the trap site and a tunneling capacitance CJ between the channel and the 
trap site.  
Random Telegraph Signal amplitude in a Si nanowire transistor 
Trapping and detrapping of a single electron by a single trap close to the 
Si channel induce a two levels fluctuation of the drain current called RTS noise 
due to electrostatic effect caused by the electron. This RTS noise gives access 
to precise information such as the trap depth (i.e. its distance in the oxide from 
the Si/SiO2 interface) and the gate capacitance CG. In this section, we focus on 
the analysis of RTS noise amplitude in the nanoscale FETs and, in addition to 
aforementioned parameters, we also introduce an effective trap charge, q*, 
originating from the trapped electron. Figure.2a explains the mechanism of RTS. 
Let us call I the average value of the drain current Id and ΔI the amplitude of 
RTS signal. When an electron is trapped to a defect, the electrostatic effect 
induced by q* shifts current Id characteristics as a function of back-gate voltage 
VBG by ΔVFB. As a result, at a constant gate voltage, this shift corresponds to a 
small decrease in Id. When an electron is detrapped from the defect, Id returns 
to its initial value upon electron detrapping, thus giving rise to the two-level RTS 
noise. When CG<<CJ17-18, simple electrostatics leads to ΔVFB=q*/CG and from 
the slope gm=∂I/∂VBG of the I-VBG curve (gm is the transconductance of the 
transistor), we get ΔI = gmΔVFB.  Thus the basic RTS equation is 
 (1) 
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This equation is widely	 used for flat band voltage VFB fluctuation17 as well as for 
quantifying the behavior of single-electron memories14,18. The effective charge 
q*, which is used instead of the electron unit charge q, depends on VBG and will 
be discussed later with Fig.4c. Basically, we consider q*=q at low gate voltage, 
i.e. in the subthreshold region19 (VBG < VFB = 12 V here), and q*<q above VFB. 
Figure 2b shows two examples of RTSs measured in our Si nanowire MOSFET. 
The upper panel shows a basic two-level current fluctuation behavior, and the 
lower one shows a more sophisticated case of a three-level current fluctuation 
that will be discussed later (see section Coulomb repulsion analysis). Figure 2c 
shows I-VBG, ΔI-VBG, and gm-VBG characteristics. We distinguish the RTS 
contributions of 5 traps in ΔI-VBG curve from a detailed analysis of the time 
dynamics of the RTS signal (see next section). Then, from data in Fig.2c 
(limited below VFB=12 V to assume q*=q) and from Eq.1, we can estimate CG = 
0.91±0.18 aF, which is a realistic value from the viewpoint of devices geometry. 
This proves the validity of the simple eq.1 related to RTS amplitude. Such a 
clear RTS amplitude dependence with the transconductance gm for several 
traps is obtained because the oxide thickness between the channel and gate is 
much larger than the trap depth (distance from the Si nanowire, see Fig.1c), i.e., 
CG much smaller than CJ, and because the devices dimensions (in particular 
the width) are much smaller	 than the Debye screening length (here ~ 110 nm at 
room temperature and for a Si nanowire doped at 1015 cm-3), otherwise, the 
trapped charges in the defects would lead to a more complicated RTS 
amplitude analyzis. As a consequence, such RTS measurement in a nanoscale 
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MOSFET is a highly effective metrology tool for evaluating gate capacitances in 
the sub attofarad range, which is very difficult with other techniques. 
 
Traps occupancy probabilities 
To identify the RTS signal of each trap site, we record the time duration of the 
high and low currents for a large number of such RTS fluctuations, as shown in 
Fig.2b. According to standard statistical analysis2, we deduce the average 
electron capture time (τc) and emission time (τe), respectively. Figure 3a shows 
the dependence of τc and τe as a function of VBG. We can identify four sets of τe 
and τc at different values of VBG, corresponding to four traps and, more 
interestingly, that the four RTSs become active in turn when increasing VBG. 
Hereafter, we refer to those sites as trap 1 to 4 as shown in Figs. 2c and 3a. For 
trap i (i = 1 to 4), the VBG dependence of the probability that a trap is occupied 
by an electron gi = τe/(τe +τc), also shows a clear one-by-one activation of RTSs. 
The behavior of such one-by-one activation of RTSs seems to be unnatural in 
the well-known RTS theory because it means that trap sites have well align 
energy levels although expected to be randomly distributed in space and 
energy. We will show below that Coulomb repulsion between electrons trapped 
by a defect can satisfactorily explain this behavior. 
Coulomb repulsion analysis 
For the analysis of the Coulomb repulsion, let us return to the three-
levels RTS shown in Fig. 2b that is observed in the bias range 20.5 V < VBG < 
23.5 V. The three-levels RTS implies two different traps active simultaneously 
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with same ΔI. It is attributed to trap 4 and another trap (trap5). Upper (U), 
middle (M) and lower (L) levels means that no trap, only one trap and both traps 
are filled by electrons, respectively. In this bias range, the histograms of U, M 
and L levels in Id follow Gaussian distribution with a relative amplitude that 
depends on VBG. Figure 3c shows examples at VBG = 20.5, 22, and 23.5 V. 
Since the amplitudes of the peaks depend on VBG, normalization of each 
amplitude allows evaluation of probabilities PU, PM, and PL of U, M, and L levels, 
respectively, in three-level RTSs (Fig. 3d). With g4 and g5 the occupancy 
probabilities of traps 4 and 5, they can be given simply by PU=(1-g4)(1-g5), 
PM=g4(1-g5)+g5(1-g4), and PL=g4g5 for the trap conditions illustrated in the 
inset of Fig. 3d. To evaluate PU, PM and PL, we first use the usual g partition 
function for traps 4 and 5 (g4 and g5): 
 (2) 
where ETi is the difference between trap potential energy (i=1 to 5) and Fermi 
energy at VBG = 0 V, CJi is CJ of trap i, CG the back-gate capacitance (see 
Fig.1d), k the Boltzman constant, T the temperature, q the electron charge and 
VBG the back-gate voltage. However, eq.2 leads to poor fits (see supplementary 
information, section 1). To obtain satisfactory fits for PU, PM and PL, we use 
 (3) 
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by introducing an additional term g’j φij (Eq.1). The g’j φij corresponds to the 
Coulomb repulsion potential between trap i and trap j, weighted by occupancy 
probability g’j of the interacting trap j. Using Eq. 3 instead of Eq.2 for the 
probabilities PU, PM and PL allows us obtaining a reasonable fit as shown in 
Fig.3d. From this analysis, we extract traps 4 and 5 occupancy probabilities g’4 
and g’5 reported in Fig.3b.  
The qualitative meaning of this modified equation (Eq. 3) can be 
simply illustrated with a band energy diagram (Fig. 4a) for traps 4 and 5 causing 
the three-level RTS. The key point is a competing effect, quantified by hi, of 
Coulomb repulsion gj φij and VBG-induced potential drop CGVBG/CJi of the trap 
energy level, that can be given by eq.4. 
. (4) 
 
In the range of VBG between 18 to 23.5 V, the energy level of trap 4 aligns close 
to that of trap 5, which leads to three-level RTSs. However, since trap 5 is 
located deeper from the channel than trap 4 as shown in table 1 (see methods 
for the determination of trap depth), removing an electron at trap 5 is harder 
than removing one at trap 4. More importantly, the Coulomb repulsion is larger 
than the potential drop of trap sites caused by the applied bias VBGs, that is, h5 
is positive. Therefore, in this VBG range (18-23.5 V), we can now describe the 
coupled behavior of traps 4 and 5 (Fig.3b). As trap 4’s occupancy probability 
increases with VBG, trap 5’s energy level is pushed up (kink in g’5). Since it is 
not enough to get complete blockade, trap 5’s occupancy probability increases 
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and pushes up trap 4’s energy level (decrease of g’4). When trap 5 is almost 
always filled, trap 4’s occupancy probability increases again (increase of g’4). 
The estimated Coulomb repulsion between trap 4 and 5, φ45 = 110 meV (see 
table 1).   
This Coulomb effect also explains the one-by-one activation of RTSs 
as shown in Fig.3b, i.e. the fact that there is no overlap of the occupancy 
functions of traps 1, 2 and 3. The data are well separated along the VBG axis 
and Eq.3 reproduces well this behavior. It means that the shaded areas in 
Fig.3b correspond to high Coulomb repulsion as indicated by the positive 
values of hj (Fig.4b) for traps 1, 2 and 3. The more complicated curve for VBG > 
18 V corresponds to the interacting behavior between traps 4 and 5 as 
discussed above. As a consequence, it could be concluded that energy levels 
of traps when empty are close to each other which is natural and more feasible 
given a similar chemical origin. These considerations based on Eqs. 3 and 4 
can explain one-by-one activation of RTSs shown in Fig. 3b, i.e., no overlap, 
(shaded areas in Fig. 3b), between each g’is at positive hj in particular VBG 
regions of Fig. 4b.  
This idea can also be explained by an analysis on φij. From the data 
shown in Fig. 2c, using Eq.1 and assuming CG is not depending on VBG20 (CG = 
0.91 aF± 0.18 aF, see above), we can calculate the effective charge q* for each 
trap (table 1). The value of q* decreases with increasing VBG after the channel 
inversion. It is interesting to note that the same behavior is obtained for the 
normalized values of φij, i.e. φ ij/φ12. Figure 4c shows this comparison. These 
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features can be explained by considering traps image charge21 and an electrical 
screening effect originating from the reduction of charges in the inversion layer 
of the channel, that allows φij and q* to be given by (see methods) 
 
, where ε1 is the dielectric constant of SiO2, rij the distance between two trap 
sites and tacc the thickness of the inversion layer of the channel. Figure 4c 
shows the good agreement between the behavior of φij and Eq.5 with tacc and rij 
equal to 0.4 and 2 nm, respectively. This result means that all traps are located 
within a few nanometers of each other.  
Derivation of power spectrum noise equations 
More interestingly and importantly, the above detailed analysis of q* 
and φij based on Coulomb repulsion provides us a better understanding of low 
frequency noise in nanoscale MOSFETs19 and especially its deviation from the 
well known 1/f noise. We address this noise issue that can have usefull 
implications for design and simulation of nanoscale MOSFETs. In large devices, 
with the assumption that 1/f noise is composed of an ensemble of a large 
number of RTSs originating from traps randomly distributed in space and 
potential level, the 1/f power spectrum current noise SI1 is given by17,19  
 
 (5) 
 (6) 
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where N is the number of active traps. This equation predicts an increase of 
noise when decreasing the device area S, because CG and N (at a given trap 
density) scale with S. We measured the low-frequency noise at different VBGs 
(see Methods). A typical curve measured at VBG = 16 V is shown in Fig.5a. The 
measured noise deviates from a strict 1/f noise and it is composed of a 1/f 
background noise superimposed by a Lorentzian shape related to the RTS 
noise generated by trap 3 for this peculiar bias VBG = 16 V. An ultimate lower 
limit of Eq.6 calculated for N=1 (one trap, albeit strictly speaking not valid for 
Eq.6) with the gm, q* and CG values for the same VBG (trap 3) clearly 
overestimates the noise amplitude compared to the experimental data (Fig. 5a). 
When only a few traps are present in nano-scale devices, a better approach is 
to use the Machlup derivation2,6,22 of the Lorentzian equation from RTS. Thus, 
we can express the low frequency power spectrum SI2i for trap i by (see 
methods).  
 
We calculated this quantity at 10 Hz for each traps, i=1 to 5, as a function of VBG 
using traps parameters (q*, CG) and g’i functions given in Table 1 and Fig.3b. 
Each curve is in good agreement with the experimental data. Here τei is 
considered constant with average value τ listed in Table 1. The results are 
shown by the bell-shaped curves in Fig.5b and are compared with the 
experimental data. Each calculated curve is in good agreement with the 
 
(7) 
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experimental data. Note that traps 2 and 3 contribute to the noise spectra at 10 
Hz for the same range of VBG but with a negligible contribution for trap 2. This 
result is due to the fact that trap 2 has a higher time constant than trap 3 (see 
Fig.3a). As a consequence, the experimental data around VBG = 10 V comes 
from the 1/f background noise also observed in Fig.5a. The discussion of the 
physical origin of this noise is out of the scope of this paper. We suggest 
elsewhere that it should be due to the dipolar polarization noise in the oxide23. 
For the sake of device simulation, Eq.7 is not very practical since it requires a 
detailed knowledge of the physical parameters of all defects involved in the 
device. A simplified expression of the maximum of eq.7 can be derived (see 
Methods),  
 
Eq.8 can be used to estimate an upper limit of noise as shown in Figs.5a and 
5b. Especially, a g’i value of 0.5 in Eq.7 gives a good estimation of the noise 
SImax at the corner frequency of the Lorentzian spectrum as shown in Fig. 5a. 
This means that when just a few traps are active in nanoscale MOSFETs, the 
classical equations for 1/f noise (eq.6) should be still used in device simulation if 
compensated by a correction factor of about 0.08 as an upper approximation 
(eq.8).  
Discussion 
Among the ten measured samples, two did not have any RTS, six had 
a single RTS and two had many traps (RTSs) with one-by-one trap activation, 
 
(8) 
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one of which has been presented here. The second one is shown in 
supplementary information, section II. For a high quality thermal oxide, a typical 
density of oxide traps is about 1010 cm-2 in an energy window of kT. These traps 
are mainly related to dangling bonds in SiO2 and at the Si/SiO2 interface24. Our 
device has a surface area of about 15 nm x 50 nm and an energy window 
CGΔVBG/CJavg ≈ 0.7 eV, where CJavg is the average of CJi in table 1 and ΔVBG is 
the window of back-gate voltages. Therefore, statistical number of traps in our 
device can be estimated to 2.1, which is not so far from the experimental results 
from the statistical viewpoint.   
One-by-one activation of RTSs demonstrated here and the 
corresponding noise reduction should be also relevant for any other NW-based 
devices, such as carbon nanotubes and other bottom-up compound 
semiconductor wires. However, the noise reported is still high 25,26 , compared to 
state-of-the-art Si MOSFETs. This is because the nanotube in these devices is 
about a micrometer long, and thus there are a lot of trap sites that have no 
interaction (i.e., Coulomb repulsion) between them. Therefore, for the lasting 
benefit of noise reduction, nanowire devices should have a few ten nanometer 
length, in which Coulomb repulsion between charges located at nearby trapping 
sites is effective. 
K. R. Farmer et al. have reported the correlation between two RTS 
events27. However, they didn’t give any detailed analysis for evaluating the RTS 
amplitude ΔI, the trap occupancy probabilities, the location of trap sites, the 
Coulomb term φij, the channel carrier screening effects, nor the influence on 
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power spectrum noise. We report here such an analysis, because the extremely 
small gate capacitor of the SOI-based MOSFETs enhances the Coulomb 
repulsion. Our detailed analysis allows a step-by-step evaluation of the above 
key parameters of each traps active in the nanoscale FET and we propose a 
new model for the low frequency noise of this nanoscale device suitable for 
device simulator. Therefore, this nanoscale-MOSFET with a short channel and 
small gate capacitor can be used as a metrological tool for the analysis of 
capacitances and low-frequency noise. These approaches can be extended as 
well to devices composed of carbon nanotubes, graphene nanoribbons, and 
any other state-of-the-art nanoscale structures. 
 
METHODS. 
Device fabrication 
The nanoscale MOSFETs were fabricated on a silicon-on-insulator (SOI) wafer. 
First, a narrow constriction sandwiched between two wider (400-nm-wide) 
channels was patterned on the 30-nm-thick top silicon layer (p-type, boron 
concentration of 1015 cm-3). The length and width of the constriction channel 
was 30 and 60 nm, respectively (Fig.1c). The patterning was followed by 
thermal oxidation at 1000 °C to form a 40-nm-thick SiO2 layer around the 
channel. This oxidation process reduced the size of the constriction to about 15 
nm, giving a final channel dimension of 15 x 50 nm. Then, we implanted 
phosphorous ions outside the constriction, five micrometer away from it using a 
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resist mask, to form highly doped source and drain regions. Finally, aluminum 
electrodes were evaporated on these source and drain regions. 
 
Electrical measurements 
Electrical measurements were performed at room temperature in a glove-box 
with a controlled N2 atmosphere (< 1 ppm of O2 and H2O). Drain voltage VD 
(usually 50 mV) and back gate voltage (< 8V) were applied with an ultralow-
noise DC power supply (Shibasoku PA15A1 when VBG < 8 V or Yokogawa 7651 
when VBG > 8 V). The source current was amplified with a DL 1211 current 
preamplifier supplied with batteries. RTS data and noise spectra were acquired 
with an Agilent 35670 dynamic signal analyzer. 
 
Determination of oxide trap depths 
 
The trap depth are estimated by fitting with eq.3 the experimental trap 
occupancy. CJis obtained for each trap are reported in Table 1. In a parallel 
plate configuration, CGi ≈ yti/tox, where yti is the trap depth and tox is the gate 
oxide thickness. tox = 400 nm is larger than the width W and length L of the 
nanowire and we cannot neglect border effects. This induces a correction factor 
of 7.5. Therefore, yti ≈ CG.tox/ (CJi.7.5) as reported in Table.1.  
 
Theoretical derivation of Eq.5 
 
If VBG>VFB, an accumulation layer appears in the Si channel at the SiO2 
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interface. This affects the dielectric properties of the SiNW. An effective 
dielectric constant  for Si is introduced to consider effects of screening by 
electrons in the channel. Considering the accumulation charge Qacc related to 
capacitance Cacc, surface potential ψs, the Debye screening length Ld and 
accumulation layer thickness tacc , we write 
 
 (9) 
 (10) 
 
where W and L are the width and length of the NW, CG the back-gate 
capacitance (see Fig.1c), k the Boltzmann constant, T the temperature, q the 
electron charge, VBG the back-gate voltage, VFB the flat-band voltage, ε 0 the 
vacuum permittivity, ε2 the Si relative dielectric constant and ε’2 the effective Si 
dielectric constant.  
From Eq. 10, we get 
 
 (11) 
 
 
 (12) 
  
with φ ij the electric potential at a distance rij to the trap and r’ij to its image 
charge21. If we consider rij ≈ r’ij (in other words, the distance between traps large 
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compared to trap depth in oxide), we have 
 
 
(13) 
 
Combining Eqs. 11 and 13 
 
 (14) 
 
Then the effective trapped charge q* is given by 
 
 (15) 
 (16) 
 
In this work, the Debye screening length of the undoped silicon is very large (>> 
100 nm) compared to Si thickness (15 nm thick Silicon on Insulator), so we 
consider ε2≈ε1 and Eq.14 is reduced to Eq.5 used in the text. 
 
Theoretical derivation of Eqs. 7 and 8 
 Starting from the Machlup derivation22 of power spectrum noise: 
                                 (17) 
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with ΔI the RTS amplitude, τe and τc the trap emission and capture times, f the 
frequency. Considering g = τe / (τc+τe) and  ΔI/gm = q*/CG (see Eqs. 1 and 2 in 
the main text), we get 
 
At the corner frequency of the Lorentzian distribution: 2πf(1-g) τe = 1 and 
considering g = ½, eq. 18 becomes 
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CAPTIONS. 
Fig.1 General description of trapping/detrapping noise in transistors.  
Schematic view of a conventional (a) and nanowire (b) MOS transistor with 
examples of current fluctuations in the time domain and the corresponding 
power spectrum noise. In nano-MOSFETs, fluctuation of the current due to 
trapping-detrapping of an electron in a defect leads to discrete steps called 
random telegraph signal (RTS) at room temperature and a Lorentzian power 
spectrum noise. Due to the huge number of traps located at different depths in 
the oxide in conventional transistors, 1/f law is obtained as a sum of Lorentzian 
spectra with different corner frequencies. c Scanning Electron Microscope 
image of the Si nanowire and source and drain regions (top view) and 
schematic side view of an SOI MOSFET with a constriction with dimensions W 
and L of 30 and 60 nm, respectively, before thermal oxidation. The oxidation 
process reduces the size of the constriction W to about 15 nm (see Methods). In 
order to observe the RTS, we chose a MOSFET with few trap sites in the gate 
oxide surrounding the SOI channel (some MOSFETs show no RTS 
characteristic due to their small and high-quality channel). The equivalent circuit 
is given by two capacitors CG between the Si back-gate and the trap site and CJ 
between the constricted channel and the trap site. Since the trap site is close to 
the channel, an electron is trapped there by a tunneling event through a thin 
oxide layer. In order to distinguish CJ from CG, we call CJ a tunneling 
capacitance and draw it in a way different from conventional capacitance CG as 
show in the figure. 
 23 
Fig.2 Random Telegraph Signals in a Si nanowire transistors 
a. Schematic description of the impact on drain current Id of the trapping-
detrapping of an electron in a defect. The two top side schematic views of the 
SiNW transistor show an example of defects without electrons (left) and with 
electron (one trap filed: right). Schematic Id-VBG curves for both cases are 
shown. When an electron is trapped in a defect, it induces a shift of threshold 
voltage (red curve). At a given VBG, the current decreases suddently as shown 
in the bottom figure. This effect is reversible. b. Typical RTSs observed in the 
drain current flowing through a MOSFET at VD of 50 mV and room temperature. 
Top: Example of two-level RTS at VBG of 4 V. Capture and emission time 
corresponds to residency time in the upper and lower levels, respectively. 
Bottom: Three-level RTS at VBG of 22.5 V. U, M, L corresponds to the upper, 
middle, and lower levels in the RTS. In both figures, dotted lines are guides for 
the eyes for recognition of the two- or three levels in Id. c Id-VBG and gm-VBG 
curves are plotted with large and small black circles, respectively. The RTS 
amplitude ΔI-VBG curves (colored circles) for four different traps show almost 
the same behavior as gm-VBG. Each RTS coming from its effective trap site is 
identified as trap 1 to trap 5 from analysis of the trapping/detrapping dynamics 
as shown in Fig. 3. Since traps 4 and 5, which give the same ΔI, are active in 
the same bias range between 20 and 23.5 V (three-level RTS), the number of 
points is doubled in this range. 
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Fig.3 Traps occupancy probabilities 
a Average emission (τei) and capture (τci) interval for trap i (i=1 to 4) as a 
function of VBG. b: Traps occupancy probabilities for 5 traps. Closed circles are 
experimental values derived from τc and τe following Eq.2. Solid curves for traps 
1-5 are fitted to the experimental values by using Eq. 3. Shaded areas are VBG 
ranges where strong Coulomb repulsion between electrons located at traps is 
obtained from Eq. 4 as plotted in Fig.4b. c: Histograms of Id for VBG = 20.5, 22 
and 23.5 V. d: Probabilities P(U), P(M), and P(L) of the upper (U), middle (M), 
and lower (L) levels, respectively, in three-level RTSs plotted as a function of 
VBG. Probabilities are obtained by normalizing each peak amplitude. Closed 
circles are experimental data and solid curves are fitted to experimental results 
using Eqs. 3 and 4 with parameters shown in Table 1. The fit for P(M) can be 
decomposed into two dashed curves; one for the probability that one electron is 
trapped at trap 4 and the other that one electron is trapped at trap 5. The inset 
shows the occupancy status of traps 4 and 5 corresponding to each RTS level. 
Closed and open circles mean that one or no electron, respectively, is located 
at the trap site. 
 
Fig.4 Coulomb repulsion and trap effective charge 
a: Energy band diagram of traps 4 and 5. When VBG is applied, the 
potential drop in the oxide CGVBG/CJ lowers the trap’s energy levels from a 
dotted black line to a dotted red line. Coulomb repulsion caused by the 
electrons in trap 4 (trap 5) increases the energy level of trap 5 (trap 4) by g4φ45 
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(g5φ45) as indicated by a blue line. Therefore, the final energy level of trap sites 
is raised to a solid black line. b: hi-VBG characteristics given by Eq. 4. hi > 0 
means that there is a strong repulsion coming from other traps i.e. only one trap 
is active at the same time. This repulsion area is reported in traps occupancy 
probability in Fig.3b. c: Normalized effective charge obtained by RTS amplitude 
(closed circles) and normalized Coulomb repulsion potential (closed stars) with 
φ12_max = 220 mV as a function of VBG. The solid curve given by Eq. 5  fits the 
experimental results well (with tacc=4 Å and VFB=12V). Dotted lines are error 
margins (+/- 20%, corresponding to the accuracy of the determination of CG) of 
the fit.  
 
Fig.5 Contribution of each trap to power spectrum current noise 
a: Experimental SI (closed circles) as a function of frequency f. SI shows 
the Lorentzian spectrum, which corresponds to the RTS originating from trap 3 
superimposed to a 1/f background noise (yellow area). The orange and gray 
lines are given by eqs. 6 and 8, respectively. b: Experimental SI/gm2 (closed 
circles) at 10 Hz and comparison with different theories. The bell-shaped curves 
are given by Eq.7 which takes into account the Lorentzian spectrum shape for 
each trap (filled areas with a different color for each trap) and Eq.8 (gray curve), 
which is a simplified equation giving an upper limit for SI. A guide for 
experimental 1/f background noise is plotted as a dark dotted line and yellow 
filling. Note that the shift in VBG for trap 2 is due to the high time constant for this 
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trap i.e. its Lorentzian corner frequency is << 10 Hz, which is not the case for 
other traps.   
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 Trap 1 Trap 2 Trap 3 Trap 4-1 Trap 4-2 Trap 5 
q* 1 1 0.7 0.56 0.56 
τ (s) 0.1 20 0.05 0.05 ≈ 0.05 
CJi (aF) 42 35 30 30 28 
yTi (nm) 1.15 1.39 1.6 1.6 1.73 
ETi (meV) 100 320 475 600 710 630 
φij_max (meV) 220 155 125 110 110 
 
Table 1: Extracted parameters from RTS 
 Average effective trap charge, time constant τ at τe=τc, CJi used in Eq.3, trap 
depths yTi (see methods), traps energy levels ETi with regard to Si Fermi level at 
VBG = 0 V from Eq.2, and difference in energy φ ij_max between two adjacent 
levels.  
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Supplementary Figures 
Supplementary Figure S1 Traps 4 and 5 occupancy probabilities using Eq.2 
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(a) Trap occupancy considering asymptotes g4 (blue) and g5 (red) (b) Corresponding probability of 
being in the upper, middle and lower state. Experimental P(U), P(M) and P(L) (closed circles) are 
in disagreement with the theoretical curves in the three levels RTS VBG range (20..23.5 V) 
2Supplementary Figure S2: Other si nanowire showing one-by-one trap 
activation
Examples of RTSs at -6 and -4 V are shown in (a) and (b) (T=293 K). (c) shows drain current Id, 
RTS amplitude ΔI for 4 traps and transconductance. As for the other device, the flat band voltage 
fluctuation ΔVfb = ΔI/gm � cte from the subthreshold to saturation operating regime. Using ΔVfb = 
q*/Cg with q*=q at V<Vth the threshold voltage, we obtain Cg = 0.72 aF and plot q*/q in (d). Using 
eq. 5 with tacc = 1.2 nm we obtain a good fit  for q*/q (dashed curves are fits +/- 20 %). Trap 
occupancy probabilities for four traps and the probability of being in the upper, middle and lower 
state for three-level RTSs are plotted in (e) and (f), with the same procedure described in the 
main article. 
Finally, an example of Lorentzian spectra at VBG = -1 V is shown in (h) and experimental input 
gate voltage referred noise SI/gm² (g) is fitted with the contribution of each trap separately (Eq.7). 
Simulation with Eq. 6 and 8 are also plotted as comparison. It confirms that eq.8 is a good 
approximation as an upper limit of noise.
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3Supplementary Figure S3: A silicon nanowire transistor with a single trap 
(a) Example of RTSs at -3 and -4 V is shown in a (T=293 K). (b) shows drain current Id, 
RTS amplitude ΔI for the trap and transconductance. As for the other device, the flat 
band voltage fluctuation ΔVfb = ΔI/gm � cte from the subthreshold to saturation operating 
regime. Using ΔVfb = q*/Cg with q*=q at V<Vth the threshold voltage, we obtain Cg = 2 
aF and plot q*/q in (c). Using eq. 5 with tacc = 0.14 nm, we obtain a good fit is obtained 
for q*/q (red curve is fit). Trap occupancy probability is plotted in (d). In (e), experimental 
input gate voltage referred noise SI/gm² is fitted with the contribution of the unique trap 
(eq.7). Simulation with eqs.6 and 8 are also plotted for comparison. The results confirm 
that eq.8 is a good approximation as an upper limit of noise. An example of Lorentzian 
spectrum at VBG = -1 V is shown in (f).  
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